I. Amendment:

In the claims

This listing of claims will replace all prior versions, and listings of claims, in the application:

- 1. (Previously presented) A method for fabricating a spacer structure, the method comprising:
- a) forming a gate insulation layer having a gate deposition-inhibiting layer, a gate layer and a covering deposition-inhibiting layer on a semiconductor substrate;
- b) patterning the gate layer and the covering deposition-inhibiting layer in order to form gate stacks; and
- c) depositing an insulation layer selectively with respect to the depositioninhibiting layers to form the spacer structure.
- 2. (Previously presented) The method according to claim 1, further comprising:
- d) carrying out an implantation in order to form connection doping regions in the semiconductor substrate.
- 3. (Previously presented) The method according to claim 1, further comprising:
- e) depositing a further insulation layer selectively with respect to the deposition-inhibiting layers in order to form a widened spacer structure.
- 4. (Previously presented) The method according to claim 3, further comprising:
- f) carrying out a further implantation in order to form source/drain regions in the semiconductor substrate.
- 5. (Previously presented) The method according to claim 1, wherein the deposition-inhibiting layers include at least one of nitride layers and oxynitride layers with a high nitrogen content, and ozone-enhanced TEOS deposition is carried out in.

- 6. (Previously presented) The method according to claim 1, wherein the selectively deposited insulation layers side walls of the gate stack have spacer layers and at the deposition-inhibiting layers have thin residual layers, the method comprising removing the residual layers by wet etching.
- 7. (Previously presented) The method according to claim 1, further comprising densifying the selectively deposited insulation layers.
- 8. (Previously presented) The method according to claim 1, further comprising:
- g) removing the deposition-inhibiting layers in order to uncover the gate layer and the semiconductor substrate;
 - h) depositing a material which can be silicided; and
- i) converting a surface layer of the uncovered semiconductor substrate and the gate layer using the material which can be silicided in order to form highly conductive connection regions for source/drain regions and the gate layer.
- 9. (Previously presented) The method according to claim 1, wherein the gate layer includes polycrystalline silicon and the semiconductor substrate includes crystalline silicon.
- 10. (Cancelled)
- 11. (Previously presented) The method according to claim 3, wherein the deposition-inhibiting layers include at least one of nitride layers and oxynitride layers with a high nitrogen content, and ozone-enhanced TEOS deposition is carried out in at least one of step c) and step e).
- 12. (Previously presented) The method according to claim 3, further comprising densifying one of the selectively deposited insulation layers in c) or e).

- 13. (Previously presented) A method of fabricating a sub-100 nanometer field-effect transistor, the method comprising fabricating a spacer structure, fabrication of the spacer structure comprising:
- a) forming a gate insulation layer having a gate deposition-inhibiting layer, a gate layer and a covering deposition-inhibiting layer on a semiconductor substrate;
- b) patterning the gate layer and the covering deposition-inhibiting layer in order to form gate stacks; and
- c) depositing an insulation layer selectively with respect to the depositioninhibiting layers to form the spacer structure.
- 14. (Previously presented) The method according to claim 13, further comprising:
- d) carrying out an implantation in order to form connection doping regions in the semiconductor substrate.
- 15. (Previously presented) The method according to claim 13, further comprising:
- e) depositing a further insulation layer selectively with respect to the deposition-inhibiting layers in order to form a widened spacer structure.
- 16. (Previously presented) The method according to claim 15, further comprising:
- f) carrying out a further implantation in order to form source/drain regions in the semiconductor substrate.
- 17. (Previously presented) The method according to claim 13, wherein the deposition-inhibiting layers include at least one of nitride layers and oxynitride layers with a high nitrogen content, and ozone-enhanced TEOS deposition is carried out in c).
- 18. (Previously presented) The method according to claim 13, wherein the selectively deposited insulation layers at side walls of the gate stack have spacer layers and at the deposition-inhibiting layers have thin residual layers, the method comprising removing the residual layers by wet etching.

- 19. (Previously presented) The method according to claim 13, further comprising densifying the selectively deposited insulation layer.
- 20. (Previously presented) The method according to claim 13, further comprising:
- g) removing the deposition-inhibiting layers in order to uncover the gate layer and the semiconductor substrate;
 - h) depositing a material which can be silicided; and
- i) converting a surface layer of the uncovered semiconductor substrate and the gate layer using the material which can be silicided in order to form highly conductive connection regions for source/drain regions and the gate layer.
- 21. (Previously presented) The method according to claim 13, wherein the gate layer includes polycrystalline silicon and the semiconductor substrate includes crystalline silicon.
- 22. (Previously presented) The method according to claim 15, wherein the deposition-inhibiting layers include at least one of nitride layers and oxynitride layers with a high nitrogen content, and ozone-enhanced TEOS deposition is carried out in at least one of step c) and step e).
- 23. (Previously presented) The method according to claim 15, further comprising densifying one of the selectively deposited insulation layers in c) or e).